



FIG. 1**FIG. 2**

FIG. 3




FIG. 4




FIG. 5





FIG. 6



T_0 : DESPREADING TIMING OF PATH PT_0

T_1 : DESPREAD TIMING OF PATH PT_1

T_c : TIME DIFFERENCE (CHIP CYCLE) BETWEEN EARLY AND LATE TIMINGS OF DLL

$g(t)$: IMPULSE RESPONSE OF OVERALL TRANSCEIVER

CHANNEL ESTIMATION VALUE OF PATH PT_1
 $\alpha_1 (= I_{t1} + jQ_{t1})$

INTERFERENCE SIGNAL GENERATOR

PATH TIMING T_1 OF PATH PT_1


FIG. 7



FIG. 8**FIG. 9**

FIG. 10




FIG. 11




FIG. 12 PRIOR ART






FIG. 13 PRIOR ART*FIG. 14 PRIOR ART*




FIG. 15A PRIOR ART*FIG. 15B PRIOR ART**FIG. 15C PRIOR ART*

FIG. 16 PRIOR ART




FIG. 17 PRIOR ART








FIG. 18 PRIOR ART

FIG. 19 PRIOR ART